System and method for optimizing interconnections of components in a multichip memory module

作者: Jeffery W. Janzen

DOI:

关键词:

摘要: An apparatus and method couples memory devices in a module to hub on the such that signals traveling from have approximately same propagation time regardless of which device is involved. Specifically, are arranged around pairs, with each pair being oriented functional group for pair, as data bus signals, positioned adjacent other circuit board module. This allows control-address busses having electrical characteristics be routed between devices. physical arrangement high speed operation In one example, located center eight devices, four hub.

参考文章(319)
Charles Fuoco, David A. Comisky, Sanjive Agarwala, Raguram Damodaran, Hub interface unit and application unit interfaces for expanded direct memory access processor ,(2000)
Mark William Kellogg, Bruce Gerard Hazelzet, Timothy Jay Dell, SIMM/DIMM memory module ,(1998)
Rakesh N. Joshi, Kenneth L. Williams, Fast FiFo memory storage system ,(2000)
Ted L. Boaz, Christopher S. Moore, Raviprakash Nagaraj, Small outline memory module ,(2000)
Luc R. Bisson, Michael B. Diamond, Wei-Je Huang, Oren Rubinstein, Apparatus, system, and method for bus link width optimization ,(2003)
Peter G. Barratt, Triple port cache memory ,(1993)