Method for two-cycle sensing in a two-terminal memory array having leakage current
作者： Chang Hua Siau , Darrell Rinerson , Christrophe J. Chevallier
DOI:
关键词:
摘要: A two-terminal memory array includes a plurality of first and second conductive traces. An address unit operatively applies select voltage across selected pair the traces non-select potential to unselected total current flowing in trace leakage through are sensed by sense one cycle or two pre-read operation. The currents can be combined with reference signal derive data indicative conductivity profiles that represent stored data. resistive state element is electrically series
lens.org 参考文章(6)
Jong Seuk Lee, Gyu-Wan Kwon, Kyung Joon Han, Joo Weon Park, Virtual ground nonvolatile semiconductor memory array architecture and integrated circuit structure therefor ,(2002)
Chang Hua Siau, Darrell Rinerson, Christophe Chevallier, Two-cycle sensing in a two-terminal memory array having leakage current ,(2006)
Darrell Rinerson, Christophe J. Chevallier, Edmond R. Ward, Steve Kuo-Ren Hsia, Wayne Kinney, Steven W. Longcor, Rewritable memory with non-linear memory element ,(2003)
S. Brad Herner, Tanmay Kumar, Christopher J. Petti, Programming methods to increase window for reverse write 3D cell ,(2007)
Frederick A. Perner, 1R1D MRAM block architecture ,(2004)
Chang Hua Siau, Darrell Rinerson, Christophe J. Chevallier, Method for sensing a signal in a two-terminal memory array having leakage current ,(2008)