The Role of Temperature in Testing Deep Submicron CMOS ASICs

I.M. Filanovsky, L. Najafizadeh, Zeroing in on a zero-temperature coefficient point midwest symposium on circuits and systems. ,vol. 1, ,(2002) , 10.1109/MWSCAS.2002.1187209

Yannis Tsividis, Operation and modeling of the MOS transistor ,(1987)

M. Bushnell, Vishwani Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits ,(2013)

F.E. Pagaduan, J.K.J. Lee, V. Vedagarbha, K. Lui, M.J. Hart, D. Gitlin, T. Takaso, S. Kamiyama, K. Nakayama, The effects of plasma-induced damage on transistor degradation and the relationship to field programmable gate array performance international reliability physics symposium. pp. 315- 318 ,(2001) , 10.1109/RELPHY.2001.922921

Tak H. Ning, Yuan Taur, Fundamentals of Modern VLSI Devices ,(2004)

R. Madge, B.H. Goh, V. Rajagopalan, C. Macchietto, R. Daasch, C. Schuermyer, C. Taylor, D. Turner, Screening minVDD outliers using feed-forward voltage testing international test conference. pp. 673- 682 ,(2002) , 10.1109/TEST.2002.1041819

A. Yassine, R. Hijab, Temperature dependence of gate current in ultra thin SiO/sub 2/ in direct-tunneling regime international integrated reliability workshop. pp. 56- 61 ,(1997) , 10.1109/IRWS.1997.660282

A. Suzuki, K. Tabuchi, H. Kimura, T. Hasegawa, S. Kadomura, A strategy using a copper/low-k BEOL process to prevent negative-bias temperature instability (NBTI) in p-MOSFETs with ultra-thin gate oxide symposium on vlsi technology. pp. 216- 217 ,(2002) , 10.1109/VLSIT.2002.1015458

A. Keshavarzi, K. Roy, C.F. Hawkins, Intrinsic leakage in low power deep submicron CMOS ICs international test conference. pp. 146- 155 ,(1997) , 10.1109/TEST.1997.639607

N. Kimizuka, K. Yamaguchi, K. Imai, T. Iizuka, C.T. Liu, R.C. Keller, T. Horiuchi, NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10-/spl mu/m gate CMOS generation symposium on vlsi technology. pp. 92- 93 ,(2000) , 10.1109/VLSIT.2000.852782