65k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing
作者： T. Yu , Jongkil Park , S. Joshi , C. Maier , G. Cauwenberghs
DOI: 10.1109/BIOCAS.2012.6418479
关键词:
摘要: We present a mixed-signal VLSI event-driven neural array with 65k two-compartment integrate-and-fire neurons each four time-multiplexed facilitating conductance-based synapses. The implements general spike-based models dynamically reconfigurable synaptic connectivity through address-event routing of events. Measurements and transceiver characteristics are presented, showing variation in neuronal excitability paired-pulse facilitation analog control parameters. chip measures 5mm × 130nm CMOS consumes 252μW from 1.5V at 5M event/s input rate resulting 50pJ/spike power consumption.
sci-hub.se 参考文章(15)
D. Badoni, M. Giulioni, V. Dante, P. Del Giudice, An aVLSI recurrent network of spiking neurons with reconfigurable and plastic synapses international symposium on circuits and systems. pp. 4- ,(2006) , 10.1109/ISCAS.2006.1692813
Theodore Yu, Gert Cauwenberghs, Log-Domain Time-Multiplexed Realization of Dynamical Conductance-Based Synapses international symposium on circuits and systems. pp. 2558- 2561 ,(2010) , 10.1109/ISCAS.2010.5537114
David H. Goldberg, Gert Cauwenberghs, Andreas G. Andreou, Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons. Neural Networks. ,vol. 14, pp. 781- 793 ,(2001) , 10.1016/S0893-6080(01)00057-0
T. Yu, Jongkil Park, S. Joshi, C. Maier, G. Cauwenberghs, Event-driven neural integration and synchronicity in analog VLSI international conference of the ieee engineering in medicine and biology society. ,vol. 2012, pp. 775- 778 ,(2012) , 10.1109/EMBC.2012.6346046
H. P. Wang, D. Spencer, J. M. Fellous, T. J. Sejnowski, Synchrony of Thalamocortical Inputs Maximizes Cortical Reliability Science. ,vol. 328, pp. 106- 109 ,(2010) , 10.1126/SCIENCE.1183108
Siddharth Joshi, Steve Deiss, Mike Arnold, Jongkil Park, Theodore Yu, Gert Cauwenberghs, Scalable event routing in hierarchical neural array architecture with global synaptic connectivity 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010). pp. 1- 6 ,(2010) , 10.1109/CNNA.2010.5430296
E. Fragnière, A. van Schaik, E. Vittoz, Reactive components for pseudo-resistive networks Electronics Letters. ,vol. 33, pp. 1913- 1914 ,(1997) , 10.1049/EL:19971348
Jongkil Park, Theodore Yu, Christoph Maier, Siddharth Joshi, Gert Cauwenberghs, Live demonstration: Hierarchical Address-Event Routing architecture for reconfigurable large scale neuromorphic systems 2012 IEEE International Symposium on Circuits and Systems. pp. 707- 711 ,(2012) , 10.1109/ISCAS.2012.6272133
EUGENE M. IZHIKEVICH, FRANK C. HOPPENSTEADT, POLYCHRONOUS WAVEFRONT COMPUTATIONS International Journal of Bifurcation and Chaos. ,vol. 19, pp. 1733- 1739 ,(2009) , 10.1142/S0218127409023809
Rafael Serrano-Gotarredona, Matthias Oster, Patrick Lichtsteiner, Alejandro Linares-Barranco, Rafael Paz-Vicente, Francisco Gómez-Rodríguez, Luis Camuñas-Mesa, Raphael Berner, Manuel Rivas-Pérez, Tobi Delbruck, Shih-Chii Liu, Rodney Douglas, Philipp Hafliger, Gabriel Jiménez-Moreno, Anton Civit Ballcels, Teresa Serrano-Gotarredona, Antonio J Acosta-Jiménez, Bernabé Linares-Barranco, CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory–Processing– Learning–Actuating System for High-Speed Visual Object Recognition and Tracking IEEE Transactions on Neural Networks. ,vol. 20, pp. 1417- 1438 ,(2009) , 10.1109/TNN.2009.2023653