Real-time scalable cortical computing at 46 giga-synaptic OPS/watt with ~100× speedup in time-to-solution and ~100,000× reduction in energy-to-solution

作者: Cassidy , Andrew S , Rodrigo Alvarez-Icaza , Filipp Akopyan , Jun Sawada

DOI: 10.1109/SC.2014.8

关键词:

摘要: Drawing on neuroscience, we have developed a parallel, event-driven kernel for neurosynaptic computation, that is efficient with respect to memory, and communication. Building the previously demonstrated highly optimized software expression of kernel, here, demonstrate True North, co-designed silicon kernel. North achieves five orders magnitude reduction in energy to-solution two speedup time-to solution, when running computer vision applications complex recurrent neural network simulations. Breaking path von Neumann architecture, 4,096 core, 1 million neuron, 256 synapse brain-inspired processor, consumes 65mW power at real-time delivers performance 46 Giga-Synaptic OPS/Watt. We seamless tiling chips into arrays, forming foundation cortex-like scalability. North's unprecedented time-to-solution, energy-to-solution, size, scalability, combined underlying flexibility enable broad range cognitive applications.

参考文章(63)
Keshav Pingali, Anne Rogers, Compiling for Locality. international conference on parallel processing. pp. 142- 146 ,(1990)
Darren J. Kerbyson, Kevin J. Barker, Diego S. Gallo, Dong Chen, Jose R. Brunheroto, Kyung Dong Ryu, George L. Chiu, Adolfy Hoisie, Tracking the Performance Evolution of Blue Gene Systems Lecture Notes in Computer Science. pp. 317- 329 ,(2013) , 10.1007/978-3-642-38750-0_24
William Gropp, Ewing Lusk, Anthony Skjellum, Using MPI: Portable Parallel Programming with the Message-Passing Interface ,(1994)
Guruduth S. Banavar, An application framework for compositional modularity The University of Utah. ,(1995)
Richard H. R. Hahnloser, Rahul Sarpeshkar, Misha A. Mahowald, Rodney J. Douglas, H. Sebastian Seung, Digital selection and analogue amplification coexist in a cortex-inspired silicon circuit Nature. ,vol. 405, pp. 947- 951 ,(2000) , 10.1038/35016072
Philip C. Roth, Jeffrey S. Vetter, Weikuan Yu, Vinod Tipparaju, HPC Interconnection Networks: The Key to Exascale Computing ieee international conference on high performance computing data and analytics. pp. 95- 106 ,(2008)
Simon B Laughlin, Terrence J Sejnowski, Communication in Neuronal Networks Science. ,vol. 301, pp. 1870- 1874 ,(2003) , 10.1126/SCIENCE.1089662
Johannes Schemmel, Andreas Grubl, Stephan Hartmann, Alexander Kononov, Christian Mayr, Karlheinz Meier, Sebastian Millner, Johannes Partzsch, Stefan Schiefer, Stefan Scholze, Rene Schuffny, Marc-Olivier Schwartz, Live demonstration: A scaled-down version of the BrainScaleS wafer-scale neuromorphic system 2012 IEEE International Symposium on Circuits and Systems. pp. 702- 702 ,(2012) , 10.1109/ISCAS.2012.6272131
T. Yu, Jongkil Park, S. Joshi, C. Maier, G. Cauwenberghs, 65k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing biomedical circuits and systems conference. pp. 21- 24 ,(2012) , 10.1109/BIOCAS.2012.6418479
V. J. Wedeen, D. L. Rosene, R. Wang, G. Dai, F. Mortazavi, P. Hagmann, J. H. Kaas, W.-Y. I. Tseng, The Geometric Structure of the Brain Fiber Pathways Science. ,vol. 335, pp. 1628- 1634 ,(2012) , 10.1126/SCIENCE.1215280