TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip

Andrew M Lines, Pipelined Asynchronous Circuits California Institute of Technology. ,(1998)

Jason Cong, Gi-Joon Nam, Modern Circuit Placement: Best Practices and Results Springer Publishing Company, Incorporated. ,(2007)

Johannes Schemmel, Andreas Grubl, Stephan Hartmann, Alexander Kononov, Christian Mayr, Karlheinz Meier, Sebastian Millner, Johannes Partzsch, Stefan Schiefer, Stefan Scholze, Rene Schuffny, Marc-Olivier Schwartz, Live demonstration: A scaled-down version of the BrainScaleS wafer-scale neuromorphic system 2012 IEEE International Symposium on Circuits and Systems. pp. 702- 702 ,(2012) , 10.1109/ISCAS.2012.6272131

Gi-Joon Nam, Charles J Alpert, Paul Villarrubia, Bruce Winter, Mehmet Yildiz, None, The ISPD2005 placement contest and benchmark suite Proceedings of the 2005 international symposium on physical design - ISPD '05. pp. 216- 220 ,(2005) , 10.1145/1055137.1055182

A. Andreopoulos, B. Taba, A. S. Cassidy, R. Alvarez-Icaza, M. D. Flickner, W. P. Risk, A. Amir, P. A. Merolla, J. V. Arthur, D. J. Berg, J. A. Kusnitz, P. Datta, S. K. Esser, R. Appuswamy, D. R. Barch, D. S. Modha, Visual saliency on networks of neurosynaptic cores Ibm Journal of Research and Development. ,vol. 59, ,(2015) , 10.1147/JRD.2015.2400251

Jens Vygen, Algorithms for large-scale flat placement Proceedings of the 34th annual conference on Design automation conference - DAC '97. pp. 746- 751 ,(1997) , 10.1145/266021.266360

Andrew S. Cassidy, Julius Georgiou, Andreas G. Andreou, Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization Neural Networks. ,vol. 45, pp. 4- 26 ,(2013) , 10.1016/J.NEUNET.2013.05.011

Cassidy, Andrew S, Rodrigo Alvarez-Icaza, Filipp Akopyan, Jun Sawada, John V Arthur, Paul A Merolla, Pallab Datta, Marc Gonzalez Tallada, Brian Taba, Alexander Andreopoulos, Arnon Amir, Steven K Esser, Jeff Kusnitz, Rathinakumar Appuswamy, Chuck Haymes, Bernard Brezzo, Roger Moussalli, Ralph Bellofatto, Christian Baks, Michael Mastro, Kai Schleupen, Charles E Cox, Ken Inoue, Steve Millman, Nabil Imam, Emmett McQuinn, Yutaka Y Nakamura, Ivan Vo, Chen Guo, Don Nguyen, Scott Lekuch, Sameh Asaad, Daniel Friedman, Bryan L Jackson, Myron D Flickner, William P Risk, Rajit Manohar, Dharmendra S Modha, Real-time scalable cortical computing at 46 giga-synaptic OPS/watt with ~100× speedup in time-to-solution and ~100,000× reduction in energy-to-solution ieee international conference on high performance computing data and analytics. pp. 27- 38 ,(2014) , 10.1109/SC.2014.8

William P. Risk, Theodore M. Wong, Horst D. Simon, Steven K. Esser, Dharmendra S. Modha, Raghavendra Singh, Robert Preissl, Pallab Datta, Myron Flickner, Compass: a scalable simulator for an architecture for cognitive computing ieee international conference on high performance computing data and analytics. pp. 1- 11 ,(2012) , 10.5555/2388996.2389070

Alain J. Martin, Compiling Communicating Processes into Delay-Insensitive VLSI Circuits Distributed Computing. ,vol. 1, pp. 226- 234 ,(1986) , 10.1007/BF01660034