Circuit and method for hardware-assisted software flushing of data and instruction caches
作者： Geoffrey M. Brown , Alexander J. Starr , Richard L. Ford , Paolo Faraboshi
DOI:
关键词:
摘要: A cache flush controller, and an associated method, selectably flushes a memory of data processor. The controller operates at bus level the processor to selected line, or lines by writing arbitrary, values line cache.
google.de 参考文章(5)
Hiroyuki Takai, Rikako Kato, Microprocessor incorporating cache memory with selective purge operation ,(1993)
P. Bannon, J. Keller, Internal architecture of Alpha 21164 microprocessor ieee computer society international conference. pp. 79- 87 ,(1995) , 10.1109/CMPCON.1995.512368
Randall Dean Groves, David Paul Tuttle, Data processing system with initialisation of cache memory ,(1989)
Marc A. Quattromani, Steven C. McMahan, Raul A. Garibay, Mark W. Hervin, Method of identifying and self-modifying code ,(1997)
Rupaka Mahalingaiah, Gerald D. Zuraski, Microprocessor configured to detect updates to instructions outstanding within an instruction processing pipeline and computer system including same ,(1999)