Hardware flush assist
作者： Derek Alan Sherlock , Shawn Walker
DOI:
关键词: Computer hardware 、 Cache 、 CPU cache 、 Processing element 、 Offset (computer science) 、 Computer science
摘要: An apparatus for assisting a flush of cache is described herein. The comprises processing element. element to probe line at an offset address and write the non-volatile memory in response instruction first address.
lens.org 参考文章(10)
Robert L. Sheffield, Horia C. Simionescu, James Yu, Hardware based cache scan with divert node handling ,(2013)
Rodney E. Hooker, Microprocessor and apparatus for performing speculative load operation from a stack memory cache ,(2004)
Subir Ghosh, Hsu-Tien Tung, Predictive snooping of cache memory for master-initiated accesses ,(1995)
Geoffrey M. Brown, Alexander J. Starr, Richard L. Ford, Paolo Faraboshi, Circuit and method for hardware-assisted software flushing of data and instruction caches ,(2001)
David Jerome Johnson, Gregg B Lesartre, Speculative pre-fetching additional line on cache miss if no request pending in out-of-order processor ,(2000)
Brian J. Campbell, James B. Keller, Ramesh Gunna, Tse-Yu Yeh, Fast L1 flush mechanism ,(2010)
David Jerome Johnson, Gregg B Lesartre, Speculative pre-flush of data in an out-of-order execution processor system ,(2000)
Karthikeyan Avudaiyappan, Mohammad Abdallah, Systems and methods for non-blocking implementation of cache flush instructions ,(2012)
Rodney E Hooker, Write back and invalidate mechanism for multiple cache lines ,(2003)
Robert Alan Reid, Method and apparatus for high speed cache flushing in a non-volatile memory ,(2008)