Bus checking device and bus checking method
作者： Yasushi Koseko
DOI:
关键词:
摘要: A bus checking device to efficiently check the exclusiveness of buses including a checked control circuit extractor (2) which extracts portion concerned with determination signals according predetermined rules using net list (1) in connection relation designed integrated is described. The checker (3) checks output extracted by circuit, means examine bus. In (3), information on stored file (7a). can be extracting generation and portion, resulting an improvement efficiency.
lens.org 参考文章(10)
Hiroaki Nishimori, Test circuit for testing a three-state output buffer gate in a semiconductor integrated circuit ,(1992)
Michael G. Wicksted, John M. Rodrigues, Tri-state in-circuit logic comparator with automatic input/output terminal discrimination ,(1985)
J. Turino, IEEE P1149 Proposed Standard Testability Bus-An update with case histories Proceedings 1988 IEEE International Conference on Computer Design: VLSI. pp. 334- 337 ,(1988) , 10.1109/ICCD.1988.25717
N. Itazaki, K. Kinoshita, Test pattern generation for circuits with tri-state modules by Z-algorithm IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 8, pp. 1327- 1334 ,(1989) , 10.1109/43.44513
Kyosuke Sugishita, Alan P. Aronoff, Marc S. Birnkrant, Katta N. Reddy, Brent N. Dichter, Richard I. Olsen, Osamu Matsushima, Hisaharu Oba, Testing and emulation of integrated circuits ,(1992)
Kenneth P. Parker, Kenneth E. Posse, Enhanced interconnect testing through utilization of board topology data ,(1994)
Guntram K. Wolski, Peter A. Johnson, Built-in self-test tri-state architecture ,(1991)
Lee O. Fleming, John S. Walther, Local tristate control circuit ,(1991)
J.A. West, New advances in ECL bus designs Digest of Papers. COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference. pp. 496- 500 ,(1988) , 10.1109/CMPCON.1988.4918