Integrated circuit configuration
作者： Jonathan William Brawn , James Roy Alphey
DOI:
关键词:
摘要: An integrated circuit containing a plurality of data processing elements 4, 6, 8, 10, 12, 14 and 16 is provided with configuration memory 12. Upon initialisation the 2, read from 12 used to set up program software 26 that controls interaction between application 18, 20, 22 2. The automatically formed human readable hierarchical description 2 in form an ASN.1 description.
google.de 参考文章(48)
Charles R. Erickson, Configuration stream encryption ,(1996)
Ralph D. Wittig, Eric F. Dellinger, Sujoy Mitra, Sundararajarao Mohan, L. James Hwang, FPGA modules parameterized by expressions ,(1998)
Gary R. Lawman, Decoder structure and method for FPGA configuration ,(1997)
Jeffrey L. Kodosky, Brian Keith Odom, Hugo Andrade, Cary Paul Butler, Andrew Mihal, System and method for converting graphical programs into hardware implementations which utilize probe insertion ,(2000)
Donald P. Matthews, Ralph R. Bestock, Encrypted download of SRAM-based FPGAs ,(2002)
Andres Rafael Takach, Simon Joshua Waters, Peter Pius Gutberlet, Structured algorithmic programming language approach to system design ,(2001)
Jeffrey Timbs, Ertugrul Baydar, Nicholas Carter, Michael Moran, Chung Chen, Steven Klonsky, Waleed Wardak, J. Bradley Boudreaux, Peter Renucci, Thomas Tucker, Integrated digital loop carrier system with virtual tributary mapper circuit ,(2001)
Paul Filseth, Method for flattening hierarchical design descriptions ,(1991)
Wing K. Luk, Yasunao Katayama, Wei Hwang, System-on-chip layout compilation ,(1997)