Method for forming chip package

作者: Chien-Hui Chen , Tsang-Yu Liu , Ming-Kun Yang , Yen-Shih Ho

DOI:

关键词:

摘要: An embodiment of the invention provides a method for forming chip package which includes: providing substrate having first surface and second surface, wherein at least two conducting pads are disposed on substrate; partially removing from to form holes extending towards correspondingly respectively align with one pads; after formed, recess overlaps holes; an insulating layer sidewall bottom trench sidewalls layer, electrically contacts pads.

参考文章(32)
Paul Kwok Keung Ho, Subhash Gupta, Mei Sheng Zhou, A method to create a controllable and reproductible dual copper damascene structure ,(2000)
Ernst H. A. Granneman, Pekka T. Soininen, Ivo Raaijmakers, Suvi P. Haukka, Protective layers prior to alternating layer deposition ,(2001)
Chia-Lun Tsai, Chia-Ming Cheng, Tsang-Yu Liu, Chip package and fabrication method thereof ,(2010)
Bai-Yao Lou, Ying-Nan Wen, Shu-Ming Chang, Chien-Hung Liu, Electronic device package and fabrication method thereof ,(2011)
Shou-Gwo Wuu, Jen-Cheng Liu, Dun-Nian Yaung, Chen-Shien Chen, Chen-Cheng Kuo, Bonding process for cmos image sensor ,(2009)