Analogue to digital converter

作者: John B. Hughes , William Redman-White , Mark Bracey

DOI:

关键词:

摘要: (57) Abstract A current mode pipelined analogue to digital converter (ADC) has a plurality of serially connected conversion stages. Each stage an input (40) for receiving sampled and held which is via switch (S41) first memory (M42) (S40) second (M41). The output the (M41) fed (S44) one summing junction (48). (S42) comparator (C43) whose clocked into latch (L44) Q (45) as result conversion. also (46) (48) (S43) form residue signal application (47) next in pipeline. advantage that from using only thus reducing transmission loss corruption by 'kick back' avoided further parallel with path

参考文章(27)
Kenneth B. Welles, Jerome J. Tiemann, William E. Engeler, Architecture for high sampling rate, high resolution analog-to-digital converter system ,(1988)
Jean-Louis Marijon, Pierre Debord, Dynamic zero offset compensating circuit for A/D converter ,(1978)
M. Gustavsson, Nianxiong Tan, New current-mode pipeline A/D converter architectures international symposium on circuits and systems. ,vol. 1, pp. 417- 420 ,(1997) , 10.1109/ISCAS.1997.608756
Y. Ninomiya, An A/D Converter with 10 Bits/Sample by 20 MHz Sampling Rate IEEE Transactions on Communications. ,vol. 28, pp. 1- 6 ,(1980) , 10.1109/TCOM.1980.1094587
D. Macq, P.G.A. Jespers, A 10-bit pipelined switched-current A/D converter IEEE Journal of Solid-state Circuits. ,vol. 29, pp. 967- 971 ,(1994) , 10.1109/4.297705
M. Bracey, W. Redman-White, J. Richardson, J.B. Hughes, A full Nyquist 15 MS/s 8-b differential switched-current A/D converter IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 945- 951 ,(1996) , 10.1109/4.508207