Process-Variation-Resistant Dynamic Power Optimization for VLSI Circuits
作者： Fei Hu
DOI:
关键词:
摘要:
参考文章(169)
M.R.C.M. Berkelaar, Statistical delay calculation, a linear time method conference; Proc. 1997 ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, Austin, TX, 4-5 December 1997. ,(1997)
H. Terada, Superpipelined Dynamic Data-Driven VLSI Processors Advanced Topics in dataflow Computing and Multithreading. ,(1995)
Michael L. Bushnell, Vishwani D. Agrawal, Tezaswi Raja, Minimum dynamic power cmos design with variable input delay logic Rutgers University. ,(2004)
Overview of low-power ULSI circuit techniques IEICE Transactions on Electronics. ,vol. 78, pp. 334- 344 ,(1999) , 10.1109/9780470544846.CH3
Kenneth W. Martin, Digital Integrated Circuit Design ,(1999)
Steve Furber, Computing without Clocks: Micropipelining the ARM Processor Springer, London. pp. 211- 262 ,(1995) , 10.1007/978-1-4471-3575-3_5
Reiko Nojima, Nobuyuki Goto, Masaaki Yamada, Sachiko Kurosawa, Takashi Mitsuhashi, Naohito Kojima, Synergistic Power/Area Optimization with Transistor Sizing and Wire Length Minimization IEICE Transactions on Electronics. ,vol. 78, pp. 441- 446 ,(1995)
V. Sundararajan, S.S. Sapatnekar, K.K. Parhi, Fast and exact transistor sizing based on iterative relaxation IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 21, pp. 568- 581 ,(2002) , 10.1109/43.998628
R.H. Krambeck, C.M. Lee, H.-F.S. Law, High-speed compact circuits with CMOS IEEE Journal of Solid-state Circuits. ,vol. 17, pp. 614- 619 ,(1982) , 10.1109/JSSC.1982.1051786
M. Nemani, F.N. Najm, High-level area and power estimation for VLSI circuits IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 18, pp. 697- 713 ,(1999) , 10.1109/43.766722