Leakage current reduction in a sequential circuit
作者： Srinivas Sriadibhatla
DOI:
关键词:
摘要: A system and device for reducing leakage current in a sequential circuit is disclosed. In one embodiment, includes combinational logic circuit, or more reset flip-flops coupled to the set-reset circuit. The further control module set configured when standby mode of triggered.
google.de 参考文章(12)
James T. (Ted) Warren, Permanent three-pole independent pole operation recloser simulator feature in a single-pole trip capable recloser control ,(2004)
Yibin Ye, Vivek K. De, A method and apparatus for reducing standby leakage current using a transistor stack effect ,(1998)
Hyo-sig Won, Control circuits and methods including delay times for multi-threshold CMOS devices ,(2004)
Zhanping Chen, Lakshman Thiruvenkatachari, Shahram Jamshidi, Leakage control in integrated circuits ,(2003)
David Walter Flynn, Reducing leakage power in low power mode ,(2008)
Cedric Lichtenau, Norman J. Rohrer, Alberto Garcia Ortiz, Method and apparatus for on-the-fly minimum power state transition ,(2007)
Tsukasa Ooishi, Masatoshi Ishikawa, Semiconductor device of hierarchical power source structure ,(1998)
Yassine Rjimati, David Nguyen Van Mau, Method and apparatus for mapping flip-flop logic onto shift register logic ,(2008)
Vamsi K. Srikantam, Thomas E. Kopley, Method and apparatus for defining an input state vector that achieves low power consumption in digital circuit in an idle state ,(2003)