A method and apparatus for reducing standby leakage current using a transistor stack effect
作者： Yibin Ye , Vivek K. De
DOI:
关键词:
摘要: Reduction of standby leakage current in an internal circuit block using a transistor stack effect. For one embodiment, apparatus includes reduction to be coupled the including plurality logic gates. The causes effect at each gates during mode by turning off two or more series-coupled transistors same type (either n-type p-type)
lens.org 参考文章(17)
Frank Gasparik, Apparatus for reducing current consumption in a CMOS inverter circuit ,(1994)
Michael G. Hahn, Joseph H. Salmon, Jeffery D. Wilson, Asynchronous reset scheme for ultra-low noise port tri-state output driver circuit ,(1991)
Philip N. King, Switched drivers providing backmatch impedance for circuit test systems ,(1991)
Sridhar Vajapey, Luat Q. Pham, CMOS output buffer with slew rate control ,(1996)
Thomas DeVon Parkinson, Internal voltage referenced output driver ,(1996)
T. Kuroda, T. Fujita, S. Mita, T. Nagamatsu, S. Yoshioka, K. Suzuki, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, T. Sakurai, A 0.9-V, 150-MHz, 10-mW, 4 mm/sup 2/, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme international solid-state circuits conference. ,vol. 31, pp. 1770- 1779 ,(1996) , 10.1109/JSSC.1996.542322
S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, J. Yamada, 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS IEEE Journal of Solid-state Circuits. ,vol. 30, pp. 847- 854 ,(1995) , 10.1109/4.400426
Takayuki Kawahara, Ryoichi Hori, Masashi Horiguchi, Ryoichi Kurihara, Kiyoo Itoh, Masakazu Aoki, Takeshi Sakata, Kunio Uchiyama, Semiconductor integrated circuit device having power reduction mechanism ,(2002)
J.P. Halter, F.N. Najm, A gate-level leakage power reduction method for ultra-low-power CMOS circuits custom integrated circuits conference. pp. 475- 478 ,(1997) , 10.1109/CICC.1997.606670
Thompson, Young, Greason, Bohr, Dual Threshold Voltages And Substrate Bias: Keys To High Performance, Low Power, 0.1 /spl mu/m Logic Designs symposium on vlsi technology. pp. 69- 70 ,(1997) , 10.1109/VLSIT.1997.623699