Input buffer circuit with dual power down functions
作者： James Conary , Vijaya Bandara Wickremarachchi
DOI:
关键词:
摘要: An input buffer circuit includes an buffer. The has adapted to be coupled address bus and a power down input. further circuitry strobe the When is detected idle by circuitry, signal sent This powers
lens.org 参考文章(24)
Arnold M. Frisch, CMOS buffer amplifier ,(1997)
Shuran Wei, Output driver with level shifting and voltage protection ,(1996)
Ian E. Davis, Joseph E. Herbst, Method and apparatus for dynamic control of clocks in a multiple clock processor, particularly for a data cache ,(1997)
Aubrey D. Ogden, Arturo L. Arizpe, Michael C. Alexander, James A. Kahle, Gianfranco Gerosa, Circuitry and method for reducing power consumption within an electronic circuit ,(1993)
Paul Torgerson, Jonathan Schmitt, Chip level bias for buffers driving voltages greater than transistor tolerance ,(1997)
Toshio Orii, Masahiro Kanai, Signal voltage level conversion circuit and output buffer circuit ,(1994)
Brian V. Belmont, SCSI disk drive power down apparatus ,(1994)
Frankie F. Roohparvar, Apparatus and method for programming voltage protection in a non-volatile memory system ,(2002)
Hideo Inayoshi, Ikuya Kawasaki, Susumu Narita, Masaharu Kubo, Mitsuyoshi Yamamoto, Data processor and single-chip microcomputer with changing clock frequency and operating voltage ,(1995)