An apparatus and method for data bus power control
作者： Marcelo Yuffe , Doron Orenstein , Tsvika Kurts
DOI:
关键词:
摘要: An approach for data bus power control. Data input sense amplifiers of a request agent are enabled prior to phase transaction according control signal. Once enabled, the can capture provided during read transaction. Accordingly, disabled signal once is complete.
lens.org 参考文章(17)
Sang Hoo Dhong, William Robert Reohr, Joel Abraham Silberman, Philip George Emma, Set associative cache memory system with reduced power consumption ,(1998)
Michael J. Collins, Sense amplifier decoding in a memory device to reduce power consumption ,(1996)
Hiroaki Okuyama, High speed static random access memory circuit ,(1988)
Noam Yosef, Jeffrey Wilcox, Power reduction in a memory bus interface ,(2002)
Yukihiro Okada, Bus controllers ensuring reduced power consumption and stable operation ,(1998)
Charles E. Nuckolls, Donald L. Tietjen, Jesse R. Wilson, Data processing system having a dynamically enabled input synchronizer for selectively minimizing power consumption ,(1991)
James Conary, Vijaya Bandara Wickremarachchi, Input buffer circuit with dual power down functions ,(1997)
Chih-Hung Chung, Jason Ziller, James P. Kardach, System, apparatus, and method for managing power in a computer system ,(1997)
Robert S. Green, Larren G. Weber, Timing and control circuit for a static RAM responsive to an address transition pulse ,(1992)
Hsin-Pang Lu, Shih-Huang Huang, Sense/output circuit for a semiconductor memory device ,(1999)