Multiple-hierarchical-level multiprocessor system

作者: Bruno Conterno , Vildo Luperini , Fernando Pesce , Giuseppe Barbagelata , Osvaldo Pugliese

DOI:

关键词:

摘要: A multiple-hierarchical-level multiprocessor system having first numbers of processing modules comprising, each, at least one processor and connected to a group common direct-access communication lines for forming hierarchical level (family); module each the aforementioned also being second (region); number groups interconnected via data transmitting receiving means third hierarcical (region network); comprising enabling operation independent modules.

参考文章(9)
Steven L. Tanimoto, Joseph J. Pfeiffer, Data processing system having a pyramidal array of processors ,(1982)
Thomas F. Fava, Robert Blackledge, Robert Bean, Richard F. Lary, Address conversion unit for multiprocessor system ,(1983)
Michel Demange, Jean-Claude Borie, Alain Couder, Alain Dauby, Gerald Lebizay, Michel Lechaczynski, Modular signal processor having a hierarchical structure ,(1975)
John O. Besemer, Clifford J. Bellamy, Hierarchical multi-processor network for memory sharing ,(1978)
Frank E. Heart, William B. Barker, William R. Crowther, Severo M. Ornstein, Multiprocessor computer apparatus employing distributed communications paths and a passive task register ,(1975)
Kim-Joan Chen, Jerrold F. Stach, Tsong-Ho Wu, A new method for topological design in large, traffic laden packet switched networks acm special interest group on data communication. ,vol. 15, pp. 115- 121 ,(1985) , 10.1145/318951.319027
Asbjoern Smitt, Multiprocessor computer system ,(1982)