Programmable gate array having interconnecting logic to support embedded fixed logic circuitry
作者： Nigel G. Herron , Steven P. Young , Mehul R. Vashi , Jane W. Sowards , Stephen M. Douglass
DOI:
关键词:
摘要: Interconnecting logic provides connectivity of an embedded fixed circuit, or circuits, with programmable fabric a gate array such that the circuit functions as extension fabric. The interconnecting includes tiles and may further include interfacing logic. provide selective between inputs and/or outputs interconnects logic, when included, circuitry conditions data transfers
google.co.uk 参考文章(88)
Michael Kreeger, Christopher Mackey, Clifford Hessel, Scott Marks, John Gorton, Louis Orsini, Alfred Pietzold, A field programmable radio frequency communications equipment including a configurable if circuit and method therefor ,(1998)
Bahram Ahanin, L. Todd Cope, Richard G. Cliff, Cameron R. McClintock, James A. Watson, William Leong, Joseph Huang, Programmable logic array integrated circuits ,(1993)
Stephen M. Trimberger, Reprogrammable instruction set accelerator using a plurality of programmable execution units and an instruction page table ,(1995)
O.T. Albaharna, P.Y.K. Cheung, T.J. Clarke, Area and time limitations of FPGA-based virtual hardware international conference on computer design. pp. 184- 189 ,(1994) , 10.1109/ICCD.1994.331884
A. DeHon, DPGA-coupled microprocessors: commodity ICs for the early 21st Century field programmable gate arrays. pp. 31- 39 ,(1994) , 10.1109/FPGA.1994.315596
John E. Turner, Rakesh H. Patel, Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions ,(2000)
C. Iseli, E. Sanchez, Spyder: a reconfigurable VLIW processor using FPGAs [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines. pp. 17- 24 ,(1993) , 10.1109/FPGA.1993.279483
Maxence Aulas, Microprocessing device having programmable wait states ,(1999)
Jung-Cheun Lien, Eddy Chieh Huang, Chung-yuan Sun, Sheng Feng, Final design method of a programmable logic device that is based on an initial design that consists of a partial underlying physical template ,(1999)
Jean-Didier Allegrucci, Brian Fox, Input/output architecture for efficient configuration of programmable input/output cells ,(2000)