On-chip termination with calibrated driver strength
作者： Xiaobao Wang , Tzung-Chin Chang , Chiakang Sung , Khai Q. Nguyen
DOI:
关键词:
摘要: Techniques are provided for controlling an on-chip termination resistance in input or output (IO) buffer using calibration circuits. Each circuit monitors the voltage between external resistor and a group of transistors. When effective transistors matches resistance, causes drive IO to match
google.co.in 参考文章(71)
Xiaobao Wang, Bonnie I. Wang, Chiakang Sung, Khai Nguyen, Systems and methods for on-chip impedance termination ,(2002)
Todd K. Moyer, On-chip termination circuit ,(2000)
Robert J. Drost, Robert J. Bosnyak, Jose M. Cruz, On-chip differential resistance technique with noise immunity and symmetric resistance ,(1997)
Thomas T. Kubista, Differential termination network for differential transmitters and receivers ,(1993)
Thomas Georgens, Mark Zani, Charles Loewy, System for automatically terminating a daisy-chain peripheral bus with either single-ended or differential termination network depending on peripheral bus signals and peripheral device interfaces ,(1996)
Thomas H. Tietenberg, Theory and design Ashgate. ,(2001)
Florin A. Oprescu, Roger W. Van Brunt, Common mode early voltage compensation subcircuit for current driver ,(1994)
Joseph P. Coyle, William B. Gist, Bus termination resistance linearity circuit ,(1993)
Leif Magnus Andre Nilsson, Hans Hagberg, Tuning the bandwidth of a phase-locked loop ,(1998)
Daniel G. Knierim, Richard J. Huard, Arthur J. Metz, Electronically adjustable integrated circuit input/output termination method and apparatus ,(2001)