VL-ECC: Variable Data-Length Error Correction Code for Embedded Memory in DSP Applications

作者: Jangwon Park , Jongsun Park , Swarup Bhunia

DOI: 10.1109/TCSII.2013.2291091

关键词:

摘要: Increasing process variations coupled with aggressive scaling of cell area and operating voltage in the quest higher density lower power have greatly affected reliability on-chip memory. Error correction code (ECC) has been traditionally used inside memory to provide uniform protection all bits a word. They suffer from either adequate against multibit failures or large overhead due encoding/decoding logic parity bits. To address this issue, we present variable data-length ECC (VL-ECC) for embedded devices digital signal processors, which data length can be dynamically reconfigured preferentially protect relatively more important In proposed VL-ECC, when number exceeds error capability, is reduced focus on order bit parts, thereby minimizing system quality degradation failures. When VL-ECC applied an H.264 processor, average peak signal-to-noise-ratio improvements up 5.12 dB are achieved compared conventional under supply 800 mV lower. With fast Fourier transform signal-to-quantization noise ratio improved by 5.2 dB.

参考文章(15)
Jinmo Kwon, Ik Joon Chang, Insoo Lee, Heemin Park, Jongsun Park, Heterogeneous SRAM Cell Sizing for Low-Power H.264 Applications IEEE Transactions on Circuits and Systems. ,vol. 59, pp. 2275- 2284 ,(2012) , 10.1109/TCSI.2012.2185335
I.J. Chang, J. Park, K. Kang, K. Roy, Fast and accurate estimation of SRAM read and hold failure probability using critical point sampling Iet Circuits Devices & Systems. ,vol. 4, pp. 469- 478 ,(2010) , 10.1049/IET-CDS.2010.0137
Wei Liu, Junrye Rho, Wonyong Sung, Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories signal processing systems. pp. 303- 308 ,(2006) , 10.1109/SIPS.2006.352599
Insoo Lee, Jinmo Kwon, Jangwon Park, Jongsun Park, Priority Based Error Correction Code (ECC) for the Embedded SRAM Memories in H.264 System Journal of Signal Processing Systems. ,vol. 73, pp. 123- 136 ,(2013) , 10.1007/S11265-013-0736-4
Manohar Ayinala, Yingjie Lao, Keshab K. Parhi, An In-Place FFT Architecture for Real-Valued Signals IEEE Transactions on Circuits and Systems Ii-express Briefs. ,vol. 60, pp. 652- 656 ,(2013) , 10.1109/TCSII.2013.2273841
Shao-Yi Chien, Yu-Wen Huang, Ching-Yeh Chen, H.H. Chen, Liang-Gee Chen, Hardware architecture design of video compression for multimedia communication systems IEEE Communications Magazine. ,vol. 43, pp. 122- 131 ,(2005) , 10.1109/MCOM.2005.1497562
Jongsun Park, Jung Hwan Choi, Kaushik Roy, Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy IEEE Transactions on Very Large Scale Integration Systems. ,vol. 18, pp. 787- 793 ,(2010) , 10.1109/TVLSI.2009.2016839
Marc Garbey, Nanfei Sun, Arcangelo Merla, Ioannis Pavlidis, Contact-Free Measurement of Cardiac Pulse Based on the Analysis of Thermal Imagery IEEE Transactions on Biomedical Engineering. ,vol. 54, pp. 1418- 1426 ,(2007) , 10.1109/TBME.2007.891930
C.W. Slayman, Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations IEEE Transactions on Device and Materials Reliability. ,vol. 5, pp. 397- 404 ,(2005) , 10.1109/TDMR.2005.856487
Kartik Mohanram, Xuebei Yang, Unequal-error-protection codes in SRAMs for mobile multimedia applications international conference on computer aided design. pp. 21- 27 ,(2011) , 10.5555/2132325.2132331