作者: Xiang Zou , Shivnandan D. Kaushik , Bryant E. Bigbee , Hong Wang , Quinn A. Jacobson
DOI:
关键词:
摘要: A processor may include an address monitor table and atomic update to support speculative threading. The also one or more registers maintain state associated with execution of threads. the following primitives: instruction write a register state, trigger committing buffered memory updates, read status and/or clear bits trap/exception/interrupt handling. Other embodiments are described claimed.