Obscuring memory access patterns in conjunction with deadlock detection or avoidance

作者: Gad Sheaffer , Shlomo Raikin , Shay Gueron

DOI:

关键词:

摘要: Methods, apparatus and systems for memory access obscuration are provided. A first embodiment provides in conjunction with deadlock avoidance. Such utilizes processor features including an instruction to enable monitoring of specified cache lines that sets a status bit responsive any foreign (e.g., write or eviction due read) the lines. second detection. feature, as well handler registration. user-level may be asynchronously invoked Invocation more frequently than expected indicates have been encountered. In such case, policy enforced. Other embodiments also described claimed.

参考文章(18)
James Larus, Timothy L. Harris, Jan Gray, Burton Smith, Software accessible cache metadata ,(2007)
Craig B. Zilles, Tryggve Fossum, Matthew H. Reilly, Joel S. Emer, Bruce E. Edwards, Christopher F. Joerg, James E. Hicks, Rebecca L. Stamm, Method and apparatus to quiesce a portion of a simultaneous multithreaded central processing unit ,(2003)
Xiang Zou, Shivnandan D. Kaushik, Bryant E. Bigbee, Hong Wang, Quinn A. Jacobson, Per Hammarlund, Gautham N. Chinya, John P. Shen, Primitives to enhance thread-level speculation ,(2005)
Per Hammarlund, Milind Girkar, Perry H. Wang, Xiang Zou, Xinmin Tian, Hong Wang, John P. Shen, Piyush N. Desai, Programmable event driven yield mechanism which may activate other threads ,(2003)
Michael L. Littman, Fancong Zeng, Just-in-time and just-in-place deadlock resolution Rutgers University. ,(2007) , 10.7282/T3SX6DPR