Digital Signal Processing Data Transfer

作者: Gary C. Wass , Gareth J. Davies , Adrian J. Anderson

DOI:

关键词:

摘要: A technique for transferring data in a digital signal processing system is described. In one example, the comprises number of fixed function accelerators, each connected to memory access controller and configured read from device, perform or more operations on data, write device. To avoid hardwiring accelerators together, provide configurable system, multi-threaded processor controls transfer between memory. Each thread allocated channel, threads are detect an occurrence event and, responsive this, control enable selected accelerator device via its channel.

参考文章(51)
Jeffrey Kuskin, Gregory Chesson, Flexible scheduling architecture ,(2003)
Tetsuro Okamoto, Keiichiro Uchida, Vector data processing system with instruction synchronization ,(1995)
Karin Strauss, Timothy Harris, Richard John Black, Ross Cameron Mcilroy, Remote core operations in a multi-core computer ,(2011)
Rowan Nigel Naylor, Resolving contention between data bursts ,(2008)
Azzedine Touzni, Sudeep Ravi Kottilingal, Ramesh Ramaswamy, Suhail Jalil, Methods, systems and devices for hybrid memory management ,(2012)
Kuang-Chih Liu, Luen-Ming Shen, Cache system and controlling method thereof ,(2009)
Shigeki Imai, Steven Frank, General purpose embedded processor ,(2003)