Magnetic random access memory and method of fabricating thereof

作者: William C. Wille , Joachim Nuetzel , Xian Jay Ning

DOI:

关键词:

摘要: A device structure and method for forming an interconnect in a magnetic random access memory (MRAM) device. In exemplary embodiment, the includes defining stack layer on lower metallization level, including non-ferromagnetic disposed between pair of ferromagnetic layers. conductive hardmask is defined over layer, selected portions are then removed, thereby creating array tunnel junction (MTJ) stacks. The MTJ stacks include remaining hardmask, wherein forms self aligning contact upper level subsequently formed above

参考文章(31)
Karen Signorini, Brad J. Howard, Max Hineman, Protective layers for MRAM devices ,(2002)
Philip Louis Trouilloud, William Joseph Gallagher, Stuart Parkin, Philip Edward Batson, John Slonczewski, David William Abraham, Limiting magnetoresistive electrical interaction to a preferred portion of a magnetic region in magnetic devices ,(1998)
Peter K. Naji, Gloria Kerszykowski, Saied Tehrani, Kelly W. Kyler, Mark Deherrera, Eugene Chen, Mark Durlam, Jon Slaughter, High density mram cell array ,(2001)
Jon M. Slaughter, Eugene Y. Chen, Magnetic random access memory and fabricating method thereof ,(2000)
K. K. H. Wong, S. Kaja, P. W. DeHaven, Metallization by plating for high-performance multichip modules Ibm Journal of Research and Development. ,vol. 42, pp. 587- 596 ,(1998) , 10.1147/RD.425.0587
Leo G. Svendsen, Tetsuya Osaka, Ichiro Koiwa, Hideo Sawai, Chemically Deposited Ni‐P and Ni‐P‐W Layers Investigated by Means of Rutherford Backscattering Spectrometry Journal of The Electrochemical Society. ,vol. 130, pp. 2255- 2259 ,(1983) , 10.1149/1.2119563
T. Ishikawa, K. Okaniwa, M. Komaru, K. Kosaki, Y. Mitsui, A high-power GaAs FET having buried plated heat sink for high-performance MMIC's IEEE Transactions on Electron Devices. ,vol. 41, pp. 3- 9 ,(1994) , 10.1109/16.259613