Memory cells programmed via multi-mechanism charge transports
作者： Arup Bhattacharyya
DOI:
关键词:
摘要: The present disclosure includes memory cells programmed via multi-mechanism charge transports. An example apparatus a semiconductor material, tunneling material formed on the trapping blocking and metal gate material. comprises gallium nitride (GaN), cell is to target state transport such that charges are simultaneously transported through plurality of different channels.
lens.org 参考文章(76)
Arup Bhattacharyya, Low power non-volatile memory and gate stack ,(2005)
Arup Bhattacharyya, Paul A. Farrar, Warren M. Farnworth, High density nanodot nonvolatile memory ,(2006)
Arup Bhattacharyya, Nanocrystal based universal memory cells, and memory cells ,(2010)
Leonard Forbes, Vertical nrom nand flash memory array ,(2003)
Arup Bhattacharyya, Scalable high density non-volatile memory cells in a contactless memory array ,(2005)
Frederick B. Jenne, Krishnaswamy Ramkumar, Sagy Charel Levy, Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region ,(2007)
Arup Bhattacharyya, Discrete trap non-volatile multi-functional memory device ,(2008)
Arup Bhattacharyya, Methods of forming and operating back-side trap non-volatile memory cells ,(2010)
Leonard Forbes, Arup Bhattacharyya, Integrated DRAM-NVRAM multi-level memory ,(2006)
Y.H. Kim, V. Narayanan, J. Newbury, B. Price, J. Acevedo, P. Jamison, B. Linder, W. Natzle, J. Cai, R. Jammy, M. Ieong, C. Cabral, E.P. Gusev, R. Carruthers, L. Gignac, M. Gribelyuk, E. Cartier, S. Zafar, M. Copel, Systematic study of work function engineering and scavenging effect using NiSi alloy FUSI metal gates with advanced gate stacks international electron devices meeting. pp. 642- 645 ,(2005) , 10.1109/IEDM.2005.1609432