The cost-effective fault detection and fault location approach for communication channels in NoC

作者: Babak Aghaei , Kambiz Badie , Ahmad Khademzadeh , Midia Reshadi

DOI: 10.1007/S11227-017-2070-2

关键词:

摘要: In the current paper, we propose a new online search, fault detection, and location approach for short faults in network on chip communication channels. The proposed consists of built-in self-test as well packet/flit comparings module embedded adapter router, respectively. is mainly characterized by fact that, firstly, diagnosis processes are simultaneously carried out after which test time minimized. Secondly, updates NoC routing tables far less costly parallel fashion. Thirdly, insignificant hardware added to system. high scalability approach, addition, leads 100% coverage, 71.4% capability detecting faulty channels, detected one round (two phases). simulation results show that optimized compared with previous methodologies.

参考文章(47)
G. Nazarian, On-line testing of routers in networks-on-chip TU Delft, Electrical Engineering, Mathematics, Computer Sci, Computer Engineering. ,(2008)
Reyhaneh Jabbarvand Behrouz, Mehdi Modarressi, Hamid Sarbazi-Azad, Fault-Tolerant Routing Algorithms in Networks On-Chip Routing Algorithms in Networks-on-Chip. pp. 193- 210 ,(2014) , 10.1007/978-1-4614-8274-1_8
Érika Cota, Alexandre de Morais Amory, Marcelo Soares Lubaszewski, Test and Diagnosis of Routers Springer, Boston, MA. pp. 115- 132 ,(2012) , 10.1007/978-1-4614-0791-1_6
Jong-Sun Kim, Min-Su Hwang, Seungsu Roh, Ja-Young Lee, Kangmin Lee, Se-Joong Lee, Hoi-Jun Yoo, On-chip network based embedded core testing symposium on cloud computing. pp. 223- 226 ,(2004) , 10.1109/SOCC.2004.1362415
Brian Patrick Towles, William James Dally, Principles and Practices of Interconnection Networks ,(2004)
Marcelo Soares Lubaszewski, Alexandre de Morais Amory, Érika Cota, Reliability, Availability and Serviceability of Networks-on-Chip ,(2011)
Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti, Noxim: An open, extensible and cycle-accurate network on chip simulator application-specific systems, architectures, and processors. pp. 162- 163 ,(2015) , 10.1109/ASAP.2015.7245728
Raimund Ubar, Jaan Raik, Testing Strategies for Networks on Chip Networks on Chip. pp. 131- 152 ,(2003) , 10.1007/0-306-48727-6_7
J. Henkel, W. Wolf, S. Chakradhar, On-chip networks: a scalable, communication-centric embedded system design paradigm international conference on vlsi design. pp. 845- 851 ,(2004) , 10.1109/ICVD.2004.1261037