Functional asic verification using initialization microcode sequence

作者: Onur Keles , Birol Akdemir

DOI:

关键词:

摘要: A method of wafer-level testing a register programmable integrated circuit may be provided. The comprise transforming microcode instruction and related data from an initializing processor format into tester data, applying the to on wafer.

参考文章(7)
James J. Dietz, George W. Alexander, Daivid Suitwai Ma, Semiconductor wafer testing system ,(2002)
Krishnan Sugavanam, Jose R. Brunheroto, Michael A. Blocksome, Charles D. Wait, Paul W. Coteus, David L. Satterfield, Adam J. Muff, Gabor J. Dozsa, George L. Chiu, Robert E. Walkup, Sameh Asaad, Bruce M. Fleischer, Noel A. Eisley, Todd A. Inglett, Thomas M. Gooding, Matthew R. Ellavsky, Ralph E. Bellofatto, Brant L. Knudson, Gerard V. Kopcsay, Peng Wu, Ruth J. Poole, Yutaka Sugawara, Kathryn M. O'Brien, Kristan D. Davis, Samuel J. Miller, Brian Smith, Alan Gara, Douglas R. Miller, Rudolf A. Haring, Chen-Yong Cher, John K. O'Brien, Dong Chen, Shawn A. Hall, Todd E. Takken, Mark E. Giampapa, Alfred T. Watson, Sameer Kumar, James A. Marcella, Alexandre E. Eichenberger, Philip Heidelberger, Robert W. Wisniewski, Jeffrey J. Parker, Michael K. Gschwind, Peter Boyle, Amith R. Mamidala, John A. Gunnels, William M. Stockdell, Kahn C. Evans, Joseph D. Ratterman, Mark G. Megerian, James L. Van Oosten, Michael B. Mundy, Thomas W. Fox, Norman Christ, Valentina Salapura, Craig B. Stunkel, Matthias A. Blumrich, Martin Ohmacht, Burkhard Steinmacher-Burow, Barry M. Trager, Robert M. Senger, Multi-petascale highly efficient parallel supercomputer ,(2011)
John Terence Chamberlain, Branched-spiral wafer-scale integrated circuit ,(1982)
Joseph C. Rayhawk, Nilanjan Mukherjee, Amrendra Kumar, Testing memories using algorithm selection ,(2004)