Branched-spiral wafer-scale integrated circuit

作者: John Terence Chamberlain

DOI:

关键词: WaferController (computing)Port (circuit theory)Bearing (mechanical)Electrical engineeringSpiral (railway)Integrated circuitEngineering

摘要: A wafer-scale integrated circuit has a plurality of data-processing cells disposed on semiconductor wafer together with port for providing communications controller. branched spiral inter-coupled working is grown starting at the by testing and incorporating them into if found to be working, otherwise selecting alternative testing. The growth such as allow incorporation trapped in cul-de-sacs. Each cell operable receive unique name from controller thereafter respond commands bearing its couple firstly one neighbor secondly, any time thereafter, further neighboring cell. provided means maintaining records successful interconnections later use.

参考文章(11)
Lloyd R. Schissler, Murray Edelberg, Digital memory with data manipulation capabilities ,(1975)
Marcel J. E. Golay, Analysis of images ,(1975)
William J. Hurley, Hans P. Muhlfeld, Testing embedded arrays ,(1974)
Wlodzimierz Holsztynski, Stephen S. Wilson, Cellular digital array processor ,(1978)
Manning, An Approach to Highly Integrated, Computer-Maintained Cellular Arrays IEEE Transactions on Computers. ,vol. 26, pp. 536- 552 ,(1977) , 10.1109/TC.1977.1674879
R.C. Aubusson, I. Catt, Wafer-scale integration-a fault-tolerant procedure IEEE Journal of Solid-state Circuits. ,vol. 13, pp. 339- 344 ,(1978) , 10.1109/JSSC.1978.1051050
C. Casey Richard, W. Gallagher Frank, Automatic polling systems ,(1970)