Dual-port functionality for a single-port cell memory device

作者: Heyun Howard Liu

DOI:

关键词:

摘要: A network node ( 5 ) including a line card 20 for packet-based data communications is disclosed. The includes transmit FIFO buffer 24 T) and receive R), buffering within the ). Each of buffers T, R) operate in dual-port fashion, receiving asynchronous read write requests, reading words from writing to R). each include memory array 45 conventional single port random access cells, example static RAM cells. Clock cycles are assigned by as internal cycles, alternating fashion. 42 receives input words, schedules double-data-word upon pair next cycle. request 44 strobes, or enable signals, downstream function, two such By converting requests into scheduled reads writes, respectively, buffers.

参考文章(18)
Andrew L. Hawkins, Stefan P. Sywyk, Single ended dual port memory cell ,(1995)
Kenta Sokawa, Hiroshi Miyaguchi, Yuji Yaguchi, Masahiro Tani, Kazuki Ninomiya, Naoya Tokunaga, Tsuyoshi Akiyama, Yoichiro Miki, Kenya Adachi, Memory interface device and memory address generation device ,(1998)
Hidehiko Jusa, Yoshihiro Takiyasu, Osamu Takada, Eiichi Amada, Satoru Hirayama, Tatsuhito Iiyama, Mitsuhiro Yamaga, Naoya Kobayashi, Kazunori Nakamura, Communication apparatus for reassembling packets received from a network into a message ,(1990)
Andrew L. Hawkins, Stefan P. Sywyk, Richard K. Chou, Single ended simplex dual port memory cell ,(1995)