Pld architecture optimized for 10g ethernet physical layer solution

作者: Sergey Shumarayev , Weiqi Ding , Wilson Wong , Allen Chan

DOI:

关键词:

摘要: An integrated circuit (e.g., a programmable such as microcontroller, logic device, etc.) includes circuitry and 10 Gigabit Ethernet (10GbE) transceiver circuitry. The the may be configured to implement physical (PHY) layer of 10GbE networking specification. This then coupled an optical module in order transmit receive signals. interface that connects with hard-wired or partially hard-wired.

参考文章(10)
Kazi Asaduzzaman, Sergey Y. Shumarayev, Wilson Wong, Thungoc M. Tran, Rakesh Patel, Apparatus and methods for programmable slew rate control in transmitter circuits ,(2005)
Ichiro Fujimori, Tuan Hoang, Ben Tan, Lorenzo Longo, System and method for implementing a single chip having a multiple sub-layer PHY ,(2013)
Mill R, Sternberg R, Koppelmann R, Passive holography system ,(1972)
Hae Won Jung, Chang Ho Choi, Do Yeon Kim, Sung Soo Kang, Hyeong Ho Lee, Sang Min Lee, 10-Gigabit ethernet line interface apparatus and method of controlling the same ,(2003)
Peter John Windler, Robert Andrew Kertis, Phase shift control for voltage controlled oscillator ,(2000)
Ramanand Venkata, Rakesh Patel, Chong H Lee, Multiple transmit data rates in programmable logic device serial interface ,(2003)