Three dimensional non-volatile storage with connected word lines
作者： Roy E. Scheuerlein
DOI:
关键词:
摘要: A three-dimensional array adapted for memory elements that reversibly change a level of electrical conductance in response to voltage difference being applied across them. Memory are formed plurality planes positioned different distances above semiconductor substrate. Bit lines which the all connected oriented vertically from substrate and through planes.
lens.org 参考文章(75)
Joseph Juifu Chang, Patrick Clinton Arnett, Ultimate density non-volatile cross-point semiconductor memory array ,(1975)
Wei Pan, Sheng Hsu, Wei-Wei Zhuang, Trench isolated cross-point memory array and method of fabrication ,(2003)
Haruki Toda, Phase change memory device ,(2003)
Jung-Hua Chen, Fabricating method of vertical transistor ,(2011)
Luca Fasoli, George Samachisa, Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a double-global-bit-line architecture ,(2010)
Zhida Lan, Yung-Tin Chen, Henry Chien, Roy E Scheuerlein, Re-writable Resistance-Switching Memory With Balanced Series Stack ,(2012)
Daniel R. Elmhurst, Global/local memory decode with independent program and read paths and shared local decode ,(2001)
George Samachisa, Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines ,(2010)
Hiroshi Kikuchi, Program and method for managing device driver and information processing apparatus ,(2006)
Douglas R. Hackler, Stephen A. Parke, Double-gated transistor circuit ,(2003)