A REVIEW OF CMOS TIME-TO-DIGITAL CONVERTER
作者： ZIXUAN WANG , CHENG HUANG , JIANHUI WU
DOI: 10.1142/S0218126614300013
关键词:
摘要: Nowadays time-to-digital converter (TDC) is the most popular method of time measurement in many applications. The CMOS process, which gains an advantage over Emitter Coupled Logic (ECL) and GaAs cost portability, provides sufficient space for TDC development. This paper presents a review TDCs classified by circuit topologies performance. For each structure, principle exposition performance analysis are given detail. Moreover, comparison among all kinds mentioned this presented tabular form. Finally, we discuss obstacle to development possible tendency future work summary.
sci-hub.se 参考文章(33)
Ying Cao, Wouter De Cock, Michiel Steyaert, Paul Leroux, 1-1-1 MASH $\Delta \Sigma$ Time-to-Digital Converters With 6 ps Resolution and Third-Order Noise-Shaping IEEE Journal of Solid-state Circuits. ,vol. 47, pp. 2093- 2106 ,(2012) , 10.1109/JSSC.2012.2199530
J. Kostamovaara, K. Maatta, T. Rahkonen, R. Rankinen, ECL and CMOS ASICs for time-to-digital conversion Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,. ,(1989) , 10.1109/ASIC.1989.123198
K. Karadamoglou, N.P. Paschalidis, E. Sarris, N. Stamatopoulos, G. Kottaras, V. Paschalidis, An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 214- 222 ,(2004) , 10.1109/JSSC.2003.817263
R. B. Tomlinson, R. L. Brown, A Fast-Slow Coincidence System Employing a Multichannel Time Display IEEE Transactions on Nuclear Science. ,vol. 11, pp. 28- 38 ,(1964) , 10.1109/TNS.1964.4323383
KwangSeok Kim, Young-Hwa Kim, Wonsik Yu, SeongHwan Cho, A 7 bit, 3.75 ps Resolution Two-Step Time-to-Digital Converter in 65 nm CMOS Using Pulse-Train Time Amplifier IEEE Journal of Solid-state Circuits. ,vol. 48, pp. 1009- 1017 ,(2013) , 10.1109/JSSC.2013.2237996
A.E. Stevens, R.P. Van Berg, J. Van der Spiegel, H.H. Williams, A time-to-voltage converter and analog memory for colliding beam detectors IEEE Journal of Solid-state Circuits. ,vol. 24, pp. 1748- 1752 ,(1989) , 10.1109/4.45016
Jun-Seok Kim, Young-Hun Seo, Yunjae Suh, Hong-June Park, Jae-Yoon Sim, A 300-MS/s, 1.76-ps-Resolution, 10-b Asynchronous Pipelined Time-to-Digital Converter With on-Chip Digital Background Calibration in 0.13-µm CMOS IEEE Journal of Solid-state Circuits. ,vol. 48, pp. 516- 526 ,(2013) , 10.1109/JSSC.2012.2217892
J. W. Dawson, D. Underwood, Fast Tdc for on-Line Tof Using Monolithic Flash a/D Converter IEEE Transactions on Nuclear Science. ,vol. 28, pp. 610- 612 ,(1981) , 10.1109/TNS.1981.4331248
A.M. Abas, A. Bystrov, D.J. Kinniment, O.V. Maevsky, G. Russell, A.V. Yakovlev, Time difference amplifier Electronics Letters. ,vol. 38, pp. 1437- 1438 ,(2002) , 10.1049/EL:20020961
Young-Hun Seo, Jun-Seok Kim, Hong-June Park, Jae-Yoon Sim, A 1.25 ps Resolution 8b Cyclic TDC in 0.13 $\mu$ m CMOS IEEE Journal of Solid-state Circuits. ,vol. 47, pp. 736- 743 ,(2012) , 10.1109/JSSC.2011.2176609