Manufacturing method of a non-volatile semiconductor memory device having isolation regions
作者： Kazuaki Isobe
DOI:
关键词:
摘要: A cell array region and a peripheral transistor are provided. In the region, plurality of memory transistors formed, element regions isolated by an embedded isolation region. circuit Isolation end portions gate electrode each do not fall in grooves but is positioned to be horizontal center part electrode.
lens.org 参考文章(5)
Hisataka Meguro, Method of making non-volatile memory with polysilicon spacers ,(2000)
H. Watanabe, S. Yamada, M. Tanimoto, M. Matsui, S. Kitamura, K. Amemiya, T. Tanzawa, E. Sakagami, M. Kurata, K. Isobe, M. Takebuchi, M. Kanda, S. Mori, T. Watanabe, Novel 0.44 /spl mu/m/sup 2/ Ti-salicide STI cell technology for high-density NOR flash memories and high performance embedded application international electron devices meeting. pp. 975- 978 ,(1998) , 10.1109/IEDM.1998.746517
K. Shimizu, K. Narita, H. Watanabe, E. Kamiya, Y. Takeuchi, T. Yaegashi, S. Aritome, T. Watanabe, A novel high-density 5F/sup 2/ NAND STI cell technology suitable for 256 Mbit and 1 Gbit flash memories international electron devices meeting. pp. 271- 274 ,(1997) , 10.1109/IEDM.1997.650379
Narita Kazuhito, Aritome Seiichi, Koido Naoki, Iizuka Hirohisa, Nakamura Takuya, Arai Fumitaka, Semiconductor device having an embedded element isolation film ,(2001)