Shallow trench isolation (STI) and method of forming the same

作者: Kousuke Miyoshi

DOI:

关键词:

摘要: A method of forming a shallow trench isolation, includes the steps, in sequence, (a) mask pattern on silicon substrate, being made dioxide layer and nitride layer, (b) substrate with used as mask, (c) first film covering an inner surface such that is not filled film, (d) heating (e) second over product resulted from step (f) (g) polishing films through use stopper, (h) etching for removal, (i) are level substrate.

参考文章(11)
A.H. Perera, Jung-Hui Lin, Yao-Ching Ku, M. Azrak, B. Taylor, J. Hayden, M. Thompson, M. Blackwell, Trench isolation for 0.45 /spl mu/m active pitch and below international electron devices meeting. pp. 679- 682 ,(1995) , 10.1109/IEDM.1995.499310
T. Yamazaki, K. Ohno, N. Tsuchiya, T. Gocho, Optimized Shallow Trench Isolation Technology for DRAM Embedded Logic Process The Japan Society of Applied Physics. ,vol. 1999, pp. 18- 19 ,(1999) , 10.7567/SSDM.1999.A-1-6
W. K. Yeh, Tony Lin, Coming Chen, S. W. Sun, A Novel Shallow Trench Isolation with Mini-Spacer Technology The Japan Society of Applied Physics. ,vol. 1998, pp. 98- 99 ,(1998) , 10.7567/SSDM.1998.LA-2
P.C. Fazan, V.K. Mathews, A highly manufacturable trench isolation process for deep submicron DRAMs international electron devices meeting. pp. 57- 60 ,(1993) , 10.1109/IEDM.1993.347399
T. Park, S.J. Ahn, J.H. Ko, C.G. Hong, J.D. Kim, S.T. Ahn, M.Y. Lee, Self-Aligned LOCOS/Trench (SALOT) combination isolation technology planarized by chemical mechanical polishing international electron devices meeting. pp. 675- 678 ,(1994) , 10.1109/IEDM.1994.383291
Wan-Yi Liu, Pei-Ren Jeng, Method for forming shallow trench isolation ,(2000)