Apparatus, system, and method for coalescing parallel memory requests
作者： Bryon S. Nordquist , Stephen D. Lew
DOI:
关键词:
摘要: A multiprocessor system executes parallel threads. controller receives memory requests from the threads and coalesces to improve transfer efficiency.
lens.org参考文章(16)
Donald C. Englin, Donald W. Mackenthun, Mitchell A. Bauman, Method of and apparatus for store-in second level cache flush ,(1997)
Gerald W. Reynolds, FIFO architecture with built-in intelligence for use in a graphics memory system for reducing paging overhead ,(1998)
Frederick D Strout, Video generator for data display ,(1969)
Gerald W. Reynolds, Graphics memory system that utilizes look-ahead paging for reducing paging overhead ,(1998)
Robert Len Walker, Matthew Miller, Dynamically generating masks for thread scheduling in a multiprocessor system ,(2002)
Balaram Sinharoy, John W. Ward, Ronald N. Kalla, William E. Burky, Method using a dispatch flush in a simultaneous multithread processor to resolve exception conditions ,(2003)
Michelle L. Wong, Sharad Mehrotra, Apparatus and method for detection and recovery from structural stalls in a multi-level non-blocking cache system ,(1998)
P. A. Laplante, An improved conditional branching scheme for a single instruction computer architecture ACM Sigforth Newsletter. ,vol. 3, pp. 21- 22 ,(1991) , 10.1145/122077.122080
P. A. Laplante, A novel single instruction computer architecture ACM Sigarch Computer Architecture News. ,vol. 18, pp. 22- 26 ,(1990) , 10.1145/121973.121976