Run-time consistency checking in discrete simulation models
作者： C. A. J. van Eijk , J. W. G. Fleurkens , J. A. G. Jess
关键词:
摘要: A new and efficient method is presented to improve the validation capabilities of a discrete event simulator. Discrete monitors are introduced as means analyse traces during simulation run. This facilitates defection location erroneous behaviour in design specification. Furthermore, specification language for described it shown how this integration other methods. Experimental results demonstrate efficiency proposed techniques. >
computer.org
sci-hub.st 参考文章(12)
Joseph Buck, Soonhoi Ha, Edward A. Lee, David G. Messerschmitt, Ptolemy: a framework for simulating and prototyping heterogeneous systems International Journal in Computer Simulation. ,vol. 4, pp. 527- 543 ,(2001) , 10.1016/B978-155860702-6/50048-X
David C. Luckham, Alec G. Stanculescu, Benoit A. Gennart, Larry M. Augustin, Youm Huh, Hardware Design and Simulation in Val/VHDL ,(1990)
Rjwt Ronald Tangelder, The design of chip architectures for accurate inner product computation Technische Universiteit Eindhoven. ,(1992)
Kees van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming ,(1993)
B. A. Gennart, D. C. Luckham, Validating discrete event simulations using event pattern mappings design automation conference. pp. 414- 419 ,(1992) , 10.5555/113938.149552
R. Buschke, K. Lagemann, An approach to understanding evaluation of simulation results as an integrated task custom integrated circuits conference. ,(1989) , 10.1109/CICC.1989.56750
Kiyoung Choi, Sun Young Hwang, Tom Blank, Incremental-in-time algorithm for digital simulation design automation conference. pp. 501- 505 ,(1988) , 10.5555/285730.285811
K. L. McMillan, Fitting Formal Methods into the Design Cycle design automation conference. pp. 314- 319 ,(1994) , 10.1145/196244.196392
G. Borriello, Formalized timing diagrams european design automation conference. pp. 372- 377 ,(1992) , 10.1109/EDAC.1992.205958
R. Schlor, W. Damm, Specification and verification of system-level hardware designs using time diagrams european design automation conference. pp. 518- 524 ,(1993) , 10.1109/EDAC.1993.386409