Behavioral language models for testing and verification of digital electronic circuits
作者： Michael John Zroka , Ronald Joseph Sullivan
DOI:
关键词:
摘要: A behavioral language-based methodology for the verification and testing of digital circuit designs. An automated or interactive simulation system can be used in accordance with to verify a on inexpensive, simple simulators, using languages, achieve certain performance features found only more costly, complex simulators.
google.de 参考文章(20)
Lon-Phon Lin, Timing analysis for logic optimization using target library delay values ,(1994)
William C. Berg, William C. Diss, Paul A. Shupe, Michael E. Ausec, Method and apparatus for estimating fault coverage ,(1988)
Ramin Halaviati, Nanjunda Shastry, Method and apparatus for integrated circuit diagnosis ,(1991)
Michael D. Rostoker, David Gluss, Jen-Hsun Huang, Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASIC ,(1992)
Jr. L. Curtis Widdoes, Method and apparatus for modeling systems of complex circuits ,(1983)
Peter R. Jaeger, William F. Kappauf, Louis K. Scheffer, Robert K. Mardjuki, Mark S. Papamarcos, Wayne P. Heideman, Robert K. Couch, Lawrence C. Widdoes, Andrew J. Read, Hardware modeling system and method of use ,(1992)
Doron Mintz, Carlos Dangelo, Michael D. Rostoker, Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters ,(1993)
W.G. Swavely, J. Beaton, W. Debany, J. Guerra, A generic VHDL testbench to aid in development of board-level test programs autotestcon. pp. 231- 241 ,(1994) , 10.1109/AUTEST.1994.381506
C. A. J. van Eijk, J. W. G. Fleurkens, J. A. G. Jess, Run-time consistency checking in discrete simulation models european design and test conference. pp. 223- 227 ,(1995) , 10.5555/787258.787443