Negative Capacitance for Boosting Tunnel FET performance

Y. Yamamoto, H. Makiyama, T. Yamashita, H. Oda, S. Kamohara, N. Sugii, Y. Yamaguchi, T. Mizutani, M. Kobayashi, T. Hiramoto, Novel single p+poly-Si/Hf/SiON gate stack technology on silicon-on-thin-buried-oxide (SOTB) for ultra-low leakage applications symposium on vlsi technology. ,(2015) , 10.1109/VLSIT.2015.7223665

C.Y. Fu, C.W. Chang, S.C. Chen, S.M. Jang, S.L. Shue, H.T. Lin, Y.C. See, Y.J. Mii, C.H. Diaz, B.J. Lin, M.S. Liang, Y.C. Sun, A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications international electron devices meeting. pp. 65- 68 ,(2002) , 10.1109/IEDM.2002.1175780

E. Cartier, J. Stathis, P. Jamison, V. Paruchuri, J. Bruley, K. Choi, V. Narayanan, T. Ando, M. Frank, L. Edge, B. Linder, S. Zafar, A. Kerber, S. Brown, H. Jagannathan, M. Wang, C. Choi, A. Callegari, J. Iacoponi, Q. Yang, Extremely scaled gate-first high-k/metal gate stack with EOT of 0.55 nm using novel interfacial layer scavenging techniques for 22nm technology node and beyond symposium on vlsi technology. pp. 138- 139 ,(2006)

Y. Morita, T. Mori, K. Fukuda, W. Mizubayashi, S. Migita, T. Matsukawa, K. Endo, S. O'uchi, Y. Liu, M. Masahara, H. Ota, Experimental realization of complementary p- and n- tunnel FinFETs with subthreshold slopes of less than 60 mV/decade and very low (pA/μm) off-current on a Si CMOS platform international electron devices meeting. ,vol. 114, pp. 45- 48 ,(2014) , 10.1109/IEDM.2014.7047020

M. H. Lee, J.-C. Lin, Y.-T. Wei, C.-W. Chen, W.-H. Tu, H.-K. Zhuang, M. Tang, Ferroelectric negative capacitance hetero-tunnel field-effect-transistors with internal voltage amplification international electron devices meeting. ,(2013) , 10.1109/IEDM.2013.6724561

Kuan-Lun Cheng, C. C. Wu, Y. P. Wang, D. W. Lin, C. M. Chu, Y. Y. Tarng, S. Y. Lu, S. J. Yang, M. H. Hsieh, C. M. Liu, S. P. Fu, J. H. Chen, C. T. Lin, W. Y. Lien, H. Y. Huang, P. W. Wang, H. H. Lin, D. Y. Lee, M. J. Huang, C. F. Nieh, L. T. Lin, C. C. Chen, W. Chang, Y. H. Chiu, M. Y. Wang, C. H. Yeh, F. C. Chen, C. M. Wu, Y. H. Chang, S. C. Wang, H. C. Hsieh, M. D. Lei, K. Goto, H. J. Tao, M. Cao, H. C. Tuan, C. H. Diaz, Y. J. Mii, A highly scaled, high performance 45 nm bulk logic CMOS technology with 0.242 μm 2 SRAM cell international electron devices meeting. pp. 243- 246 ,(2007) , 10.1109/IEDM.2007.4418913

Chenming Hu, Daniel Chou, Pratik Patel, Anupama Bowonder, Green Transistor - A V DD Scaling Path for Future Low Power ICs international symposium on vlsi technology, systems, and applications. pp. 14- 15 ,(2008) , 10.1109/VTSA.2008.4530776

Jungwoo Oh, Prashant Majhi, Raj Jammy, Raymond Joe, Anthony Dip, Takuya Sugawara, Yasushi Akasaka, Takanobu Kaitsuka, Tsunetoshi Arikado, Masayuki Tomoyasu, Additive mobility enhancement and off-state current reduction in SiGe channel pMOSFETs with optimized Si Cap and high-k metal gate stacks international symposium on vlsi technology, systems, and applications. pp. 22- 23 ,(2009) , 10.1109/VTSA.2009.5159274

Sayeef Salahuddin, Supriyo Datta, Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale Devices Nano Letters. ,vol. 8, pp. 405- 410 ,(2008) , 10.1021/NL071804G

K. E. Moselund, H. Ghoneim, M. T. Bjork, H. Schmid, S. Karg, E. Lortscher, W. Riess, H. Riel, Comparison of VLS grown Si NW tunnel FETs with different gate stacks european solid state device research conference. pp. 448- 451 ,(2009) , 10.1109/ESSDERC.2009.5331446