Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability
作者： Hratch Mangassarian , Andreas Veneris , Sean Safarpour , Farid N. Najm , Magdy S. Abadir
关键词:
摘要:
sci-hub.se 参考文章(11)
Harish Kriplani, Farid Najm, Ping Yang, Ibrahim Hajj, Resolving signal correlations for estimating maximum currents in CMOS combinational circuits Proceedings of the 30th international on Design automation conference - DAC '93. pp. 384- 388 ,(1993) , 10.1145/157485.164941
A. Smith, A. Veneris, M.F. Ali, A. Viglas, Fault diagnosis and logic debugging using Boolean satisfiability IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 24, pp. 1606- 1621 ,(2005) , 10.1109/TCAD.2005.852031
J.P. Marques-Silva, K.A. Sakallah, GRASP: a search algorithm for propositional satisfiability IEEE Transactions on Computers. ,vol. 48, pp. 506- 521 ,(1999) , 10.1109/12.769433
R.G. Wood, R.A. Rutenbar, FPGA routing and routability estimation via Boolean satisfiability IEEE Transactions on Very Large Scale Integration Systems. ,vol. 6, pp. 222- 231 ,(1998) , 10.1109/92.678873
F.N. Najm, A survey of power estimation techniques in VLSI circuits IEEE Transactions on Very Large Scale Integration Systems. ,vol. 2, pp. 446- 455 ,(1994) , 10.1109/92.335013
S. Devadas, K. Keutzer, J. White, Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 11, pp. 373- 383 ,(1992) , 10.1109/43.124424
Qing Wu, Qinru Qiu, M. Pedram, Estimation of peak power dissipation in VLSI circuits using the limiting distributions of extreme order statistics IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 20, pp. 942- 956 ,(2001) , 10.1109/43.936376
Chuan-Yu Wang, K. Roy, Maximum power estimation for CMOS circuits using deterministic and statistical approaches IEEE Transactions on Very Large Scale Integration Systems. ,vol. 6, pp. 134- 140 ,(1998) , 10.1109/92.661255
T. Larrabee, Test pattern generation using Boolean satisfiability IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 11, pp. 4- 15 ,(1992) , 10.1109/43.108614
C.-T. Hsieh, J.-C. Lin, S.-C. Chang, Vectorless Estimation of Maximum Instantaneous Current for Sequential Circuits IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 25, pp. 2341- 2352 ,(2006) , 10.1109/TCAD.2006.873894