Model validation cockpit
作者： Walter E. Hartong , Paul C. Foster , T. Martin O'Leary , Tina M. Najibi
DOI:
关键词:
摘要: An electronic design automation (EDA) tool to validate representations of a is disclosed. Reference and compared the are intended respond stimulus in same way, but at different levels abstraction. The reference simulated, some point, each generate waveform signals measured results. Simulation can be with or tools. testbench used on simulation. A representation validation function compares two sets generated results identify any violations. and/or could loaded from previous simulations just validated within tool. Loaded for simulation by tool, both no run Through an optional interface, violations identified linked interfaces that detail greater detail, example, aid debugging why not equivalent.
lens.org 参考文章(7)
Robert E. Eccles, Method and apparatus for design verification with equivalency check ,(2004)
Rajarshi Mukherjee, Anmol Mathur, Gagan Hasteer, Deepak Goyal, Nikhil Sharma, System, method and computer program product for equivalence checking between designs with sequential differences ,(2005)
Padmaraj Sanjeevarao, Harinath B. Kamepalli, Chang-Jin Park, Scan chain verification using symbolic simulation ,(2004)
Fedor G. Pikus, Modular platform for integrated circuit design analysis and verification ,(2010)
Peter Ballam, Method of identifying an accurate model ,(2000)
Takehiko Tsuchiya, Design verification device, method and memory media for integrated circuits ,(2000)
Alexander Woerner, Tobias Werner, Wilhelm Haller, Joachim Fenkes, Method for comparing two designs of electronic circuits ,(2007)