Dielectric gap fill evaluation for integrated circuits

作者: Isabel Cristina Chu , Lawrence A Clevenger , Leigh Anne H Clevenger , Ekmini Anuja De Silva , Gauri Karve

DOI:

关键词:

摘要: Apparatus and methods for dielectric gap fill evaluations are provided. In one example, a method can comprise providing substrate over or more interlayer trenches of layer first material located in the trenches. The also depositing candidate within substrate. Furthermore, etching until void is identified. Additionally, filling with second to form contacts measure leakage current pitches.

参考文章(9)
Michael K. Templeton, Bhanwar Singh, Bharath Rangarajan, Arvind Halliyal, Interlayer dielectric void detection ,(2002)
Yi Lou, Zhuo Yan, Fan Zhang, Paul D. Franzon, Comparing Through-Silicon-Via (TSV) Void/Pinhole Defect Self-Test Methods Journal of Electronic Testing. ,vol. 28, pp. 27- 38 ,(2012) , 10.1007/S10836-011-5261-4
Joo-Won Lee, Ha-Jin Lim, Tae-gyun Kim, Dong-Suk Shin, TEG pattern for detecting void in device isolation layer and method of forming the same ,(2009)
Paul R. Besser, Laura Pressley, Travis Lewis, David E. Brown, Edward E. Ehrichs, Method, system and apparatus to detect defects in semiconductor devices ,(2002)
Weiliang Bo, Yong Li, Jian Li, Yanlei Ping, Flaw detection method for opening filling material ,(2011)