Techniques for adjusting clock signals to compensate for noise
作者： Brian Leibowitz , Jared Zerbe , Pradeep Batra
DOI:
关键词:
摘要: A first integrated circuit (IC) has an adjustable delay and a interface circuit. clock signal is provided to the produce delayed second IC supply voltage sense that transfers data with IC. The provides noise indicative of in adjusts based on signal. In other embodiments, edge-colored signals reduce effects high frequency jitter transmission between circuits (ICs) by making common ICs. used generate clocks multiple
lens.org 参考文章(93)
Igor Anatolievich Abrosimov, Alexander Roger Deas, Receiver with automatic skew compensation ,(2002)
Ian Shaeffer, Scott C. Best, Coordinating Memory Operations Using Memory-Device Generated Reference Signals ,(2010)
Glenn Chiu, Adjusting clock error across a circuit interface ,(2008)
Richard Barry Angell, James T. Schley-May, Method and apparatus for generating a common-mode reference signal ,(2008)
Daniel L. W. Chieng, Larry E. Hand, Joel W. Page, Jack B. Andersen, Systems and methods for implementing a sample rate converter using hardware and software to maximize speed and flexibility ,(2004)
Chau-Shing Hui, John Deane Coddington, System with DLL ,(1999)
Zhipei Chi, Runsheng He, Input/output data rate synchronization using first in first out data buffers ,(2005)
Huy M. Nguyen, Woopoung Kim, Kyung Suk Oh, Eugene C. Ho, Signal lines with internal and external termination ,(2011)
Mitsuko Takada, Takahiro Ochi, Takafumi Nakashiba, Clock jitter calculation device, clock jitter calculation method, and clock jitter calculation program ,(2006)