Analog autonomous test bus framework for testing integrated circuits on a printed circuit board

作者: Nai-Chi Lee

DOI:

关键词:

摘要: To improve testability of analog or mixed analog/digital circuit modules mounted on a carrier, three-way switches are placed at input and output ports the modules. The can operate to establish signal connections between test bus core circuits inside also glue disposed

参考文章(23)
John H. A. Ketzler, Nicholas P. Van Brunt, Interconnect fault detector for LSI logic chips ,(1981)
C.W. Thatcher, R.E. Tulloss, Towards a test standard for board and system level mixed-signal interconnects international test conference. pp. 300- 308 ,(1993) , 10.1109/TEST.1993.470683
K.P. Parker, J.E. McDermid, S. Oresjo, Structure and metrology for an analog testability bus international test conference. pp. 309- 322 ,(1993) , 10.1109/TEST.1993.470682
P.P. Fasang, D. Mullins, T. Wong, Design for testability for mixed analog/digital ASICs custom integrated circuits conference. ,(1988) , 10.1109/CICC.1988.20881
Sumit DasGupta, MatthewC Graf, Robert Rasmussen, Thomas Williams, Method of concurrently testing each of a plurality of interconnected integrated circuit chips Microelectronics Reliability. ,vol. 26, pp. 396- ,(1984) , 10.1016/0026-2714(86)90739-0
McCluskey, Bozorgui-Nesbat, Design for Autonomous Test IEEE Transactions on Computers. ,vol. 30, pp. 866- 875 ,(1981) , 10.1109/TC.1981.1675717