Programmable DQS preamble
作者： Scott Schaefer
DOI:
关键词:
摘要: A method and apparatus for programming a data strobe (DQS) preamble in memory by loading defined set of bits into one or more registers the memory, where are formatted specifically enabling preamble. At least is used to enable as either default reduced with time length equal fraction clock cycle. The bit can be provide input generating delay that provides delayed signal drivers producing sequencing driving read out memory. also writing
google.de 参考文章(31)
Hai Feng Chuang, Kun Ho Wu, DDR and QDR converter and interface card, motherboard and memory module interface using the same ,(2001)
Vladimir Mikhalev, Aaron Schoenfeld, Method and apparatus for improving output skew ,(2001)
Greg A. Blodgett, Yangsung Joo, Method and circuit for adjusting the timing of output data based on the current and future states of the output data ,(2005)
Wataru Sakamoto, Takashi Kubo, Semiconductor device allowing higher speed data transmission to and from external unit ,(2000)
Takeshi Kajimoto, Clock synchronous semiconductor memory device ,(2002)
James R. Magro, Pratik M. Mehta, System for controlling multiple memory types ,(2001)
Young Hyun Jun, Nak Won Heo, Delay locked loop circuit and method having adjustable locking resolution ,(2002)
Gregory F. Hammitt, John M. Nystuen, Method and apparatus for synchronization of read data in a read data synchronization circuit ,(2002)