Self-compensating accelerators for efficient approximate computing

作者: Sana Mazahir , Osman Hasan , Muhammad Shafique

DOI: 10.1016/J.MEJO.2019.03.008

关键词:

摘要: Abstract Since most applications amenable to approximate computing involve large data paths, it is essential optimize accelerators, in addition designing individual arithmetic modules. To this end, we need minimize the error propagated through different With motivation, propose Self-Compensating Accelerators (SeCAs), that are constructed by combining modules such a way approximation completely or partially canceled within accelerator path, and thus cumulative at output reduced. For illustration purposes, use block-based adders recursive multipliers. Simulation results show proposed SeCAs help achieve significant benefits accuracy, while keeping other performance measures, i.e., speed, area power, unaffected. This quality gain can be exploited two ways: (1) employing when high cannot afforded, yet area/performance/power efficiency required; (2) using more aggressive approximations even further increase.

参考文章(20)
I-Che Chen, John P. Hayes, Low-Area and High-Speed Approximate Matrix-Vector Multiplier design and diagnostics of electronic circuits and systems. pp. 23- 28 ,(2015) , 10.1109/DDECS.2015.35
Wang Ling Goh, Kiat Seng Yeo, Ning Zhu, An enhanced low-power high-speed Adder For Error-Tolerant application Proceedings of the 2009 12th International Symposium on Integrated Circuits. pp. 69- 72 ,(2009)
Naman Maheshwari, Zhixi Yang, Jie Han, Fabrizio Lombardi, A Design Approach for Compressor Based Approximate Multipliers international conference on vlsi design. pp. 209- 214 ,(2015) , 10.1109/VLSID.2015.41
Parag Kulkarni, Puneet Gupta, Miloš D. Ercegovac, Trading Accuracy for Power in a Multiplier Architecture Journal of Low Power Electronics. ,vol. 7, pp. 490- 501 ,(2011) , 10.1166/JOLPE.2011.1157
Sherief Reda, R. Iris Bahar, Soheil Hashemi, DRUM: A Dynamic Range Unbiased Multiplier for Approximate Applications international conference on computer aided design. pp. 418- 425 ,(2015) , 10.5555/2840819.2840878
Vaibhav Gupta, Debabrata Mohapatra, Anand Raghunathan, Kaushik Roy, Low-Power Digital Signal Processing Using Approximate Adders IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 32, pp. 124- 137 ,(2013) , 10.1109/TCAD.2012.2217962
Kartikeya Bhardwaj, Pravin S. Mane, Jorg Henkel, Power- and area-efficient Approximate Wallace Tree Multiplier for error-resilient systems international symposium on quality electronic design. pp. 263- 269 ,(2014) , 10.1109/ISQED.2014.6783335
Muhammad Shafique, Waqas Ahmad, Rehan Hafiz, Jörg Henkel, A low latency generic accuracy configurable adder design automation conference. pp. 86- ,(2015) , 10.1145/2744769.2744778
Swagath Venkataramani, Vinay K. Chippa, Srimat T. Chakradhar, Kaushik Roy, Anand Raghunathan, Quality programmable vector processors for approximate computing international symposium on microarchitecture. pp. 1- 12 ,(2013) , 10.1145/2540708.2540710
Rong Ye, Feng Yuan, Ting Wang, Qiang Xu, Rakesh Kumar, On reconfiguration-oriented approximate adder design and its application international conference on computer aided design. pp. 48- 54 ,(2013) , 10.5555/2561828.2561838