Integrated circuit synchronous delay line

摘要: A synchronized delay line is described which tapped to provide a plurality of timing signals. The insensitive voltage changes, temperature changes and wafer processing variations. It ideally suited for providing on-chip signals derived from reference clock MOS integrated circuits.