A general compiler framework for speculative multithreading

作者: Anasua Bhowmik , Manoj Franklin

DOI: 10.1145/564870.564885

关键词:

摘要: Speculative multithreading (SpMT) promises to be an effective mechanism for parallelizing non-numeric programs, which tend use irregular data structures with pointers and have complex flows of control. Proper thread formation is crucial obtaining good speedup in SpMT system. This paper presents a compiler framework partitioning sequential program into multiple threads parallel execution very general, supports wide variety threads, such as speculative non-speculative loop-centric out-of-order spawning. The uses profiling, intra-procedural pointer analysis, dependence information control information. implemented on the SUIF-MachSUIF platform. A simulation-based evaluation generated shows that average 3 can obtained 6 processing elements programs. reduces 2 if we only loop-based threads.

参考文章(11)
Kathryn M. O'Brien, Charles Barton, Pradeep K. Dubey, Kevin O'Brien, Single-program speculative multithreading (SPSM) architecture: compiler-assisted fine-grained multithreading international conference on parallel architectures and compilation techniques. pp. 109- 121 ,(1995) , 10.5555/224659.224701
Ravi Sethi, Jeffrey D. Ullman, Alfred V. Aho, Compilers: Principles, Techniques, and Tools ,(1986)
Guang R. Gao, Xinan Tang, Compiling for multithreaded architectures University of Delaware. ,(2000)
Jenn-Yuan Tsai, Pen-Chung Yew, The superthreaded architecture: thread pipelining with run-time data dependence checking and control speculation international conference on parallel architectures and compilation techniques. pp. 35- 46 ,(1996) , 10.1109/PACT.1996.552553
Ron Cytron, Jeanne Ferrante, Barry K. Rosen, Mark N. Wegman, F. Kenneth Zadeck, Efficiently computing static single assignment form and the control dependence graph ACM Transactions on Programming Languages and Systems. ,vol. 13, pp. 451- 490 ,(1991) , 10.1145/115372.115320
V. Krishnan, J. Torrellas, A chip-multiprocessor architecture with speculative multithreading IEEE Transactions on Computers. ,vol. 48, pp. 866- 880 ,(1999) , 10.1109/12.795218
W.W. Hwu, R.E. Hank, D.M. Gallagher, S.A. Mahlke, D.M. Lavery, G.E. Haab, J.C. Gyllenhaal, D.I. August, Compiler technology for future microprocessors Proceedings of the IEEE. ,vol. 83, pp. 1625- 1640 ,(1995) , 10.1109/5.476079
Manoj Franklin, Kai Wang, Highly accurate data value prediction using hybrid predictors international symposium on microarchitecture. pp. 281- 290 ,(1997) , 10.5555/266800.266827
Gurindar S. Sohi, T. N. Vijaykumar, Task selection for a multiscalar processor international symposium on microarchitecture. pp. 81- 92 ,(1998) , 10.5555/290940.290963
M. Franklin, G.S. Sohi, ARB: a hardware mechanism for dynamic reordering of memory references IEEE Transactions on Computers. ,vol. 45, pp. 552- 571 ,(1996) , 10.1109/12.509907