Forward Error Correction for 64b66b Coded Systems

作者: Frank J. Effenberger

DOI:

关键词:

摘要: A network component comprising a processor configured to implement method that comprises applying forward error correction (FEC) algorithm plurality of data blocks generate redundancy data, encapsulating an integer number the and in FEC codeword, transmitting wherein codeword is about evenly aligned with transmission clock time quanta have rate. selecting generates from blocks, EEC encapsulates synchronization pattern add such codewords are quanta.

参考文章(14)
Hiroshi Ichibangase, Eiichi Shibano, Hidenori Taga, Tadami Yasuda, Kazuo Kubo, Hideo Yoshida, Fec frame structuring method and fec multiplexer ,(2000)
Ilango S. Ganga, Luke Chang, Andrey Belogolovy, Andrei Ovchinnikov, Techniques to perform forward error correction for an electrical backplane ,(2009)
Jürgen Dr. Pandel, Marcel Dr. Wagner, Method for transmitting digital information packets in a data network ,(2004)
Evguenii Avramovich Krouk, Andrey Vladimirovich Belogolovy, Forward Error Correction and Automatic Repeat Request Joint Operation for a Data Link Layer ,(2004)
Yong-Kwan Park, Peter Van Eijk, Kyeong-Soo Kim, Woojune Kim, Piet Van Heyningen, Fengkun Liu, Song Jiang, Reed K. Even, Fast protection switching by snooping on downstream signals in an optical network ,(2001)
William Betts, Distributed Block Coding (DBC) ,(2011)
Tae Whan Yoo, Hyeong Ho Lee, Hoon Lee, Method of controlling FEC in EPON ,(2004)