Semiconductor integrated circuit device with at least one bipolar transistor arranged to provide a direct connection between a plurality of MOSFETs

作者: Ikuro Masuda , Hideo Maejima

DOI:

关键词:

摘要: In a semiconductor integrated circuit device having at least two logic blocks each including units number of MOS FET's therein, bipolar transistors for driving the are selectively arranged between and/or so as to shorten critical path block.

参考文章(15)
George K. Tu, Lamar T. Baker, Robert E. Markle, George E. Mager, Chip topography for mos integrated circuitry microprocessor chip ,(1977)
Henry M. Blume, David A. Stamm, David L. Budde, Single chip MOS computer with expandable memory ,(1978)
Fuad H. Musa, Thomas H. Bennett, Michael F. Wiles, R. Gary Daniels, William B. Wilder, Microprocessor having plural internal data buses ,(1978)
Richard A. Blanchard, Composite MOS/bipolar power device ,(1981)
Bernard Vertongen, Bernard P. Roger, CMOS-Bipolar Darlington device ,(1982)